FPGA高阻态怎么解决