SystemVerilog Assertions的语法类型